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Band discontinuity measurements of the wafer bonded
InGaAs/ Si heterojunction
Kyle S. McKay,a兲 Felix P. Lu, Jungsang Kim, Changhyun Yi, and April S. Brown
Fitzpatrick Institute for Photonics, Electrical and Computer Engineering Department, Duke University,
Durham, North Carolina 27708

Aaron R. Hawkins
Electrical and Computer Engineering Department, Brigham Young University, 459 Clyde Building,
Provo, Utah 84602

共Received 24 January 2007; accepted 9 May 2007; published online 31 May 2007兲
p-type InGaAs/ Si heterojunctions were fabricated through a wafer fusion bonding process. The
relative band alignment between the two materials at the heterointerface was determined using
current-voltage 共I-V兲 measurements and applying thermionic emission-diffusion theory. The valence
and conduction band discontinuities for the InGaAs/ Si interface were determined to be 0.48 and
−0.1 eV, respectively, indicating a type-II band alignment. © 2007 American Institute of Physics.
关DOI: 10.1063/1.2745254兴
In0.53Ga0.47As 共InGaAs兲 lattice matched to InP has a direct band gap of ⬃0.74 eV at room temperature, corresponding to a photon wavelength of 1.68 m.1 It is an ideal semiconductor material for realizing photodetectors in the near
infrared wavelength range relevant for optical ﬁber communications at 1.31 and 1.55 m. Si, which has excellent carrier multiplication properties, has been integrated with InGaAs to create high performance photodiodes at these
wavelengths.2–6 Due to the large mismatch in the lattice constants 共⬃7.7% 兲 and coefﬁcients of thermal expansion 共CTE兲
of InGaAs and Si, low defect epitaxial growth of InGaAs on
Si is very difﬁcult. The wafer fusion process allows materials
with different lattice constants and CTE to be permanently
joined with a relatively low defect density and low oxide
content at the heterointerface. This process was employed to
fabricate the photodiodes cited above, as well as other solid
state devices.7 The band discontinuities are critical for understanding the carrier transport properties of the heterointerface
and are essential to the optimal design of these and future
devices. The measured valence band discontinuity of the wafer fused InGaAs/ Si interface is reported in this letter.
p-type heterojunctions were fabricated to investigate
the hole transport properties across the InGaAs/ Si interface.
We used boron doped, mirror polished, p-type 共100兲 Si wafers with a resistivity of ⬃4.5 ⍀ cm 共3 ⫻ 1015 cm−3兲. The
InGaAs structures were grown using solid source molecular
beam epitaxy on a semi-insulating 共100兲 InP substrate with a
highly doped 1000 Å InGaAs contact layer 共⬎1019 cm−3兲,
a 5000 Å moderately doped InGaAs active layer
共5 ⫻ 1016 cm−3兲, and a 1000 Å InAlAs cap layer. The InAlAs
cap layer is a sacriﬁcial protective layer that is removed before bonding.
Si wafers were cleaved into 8 ⫻ 8 mm2 pieces and
cleaned using the standard RCA process 共NH4OH :
H2O2 : H2O 1:1:5, RCA1; and HCl: H2O2 : H2O 1:1:5, RCA2兲
to remove any organic and metallic contaminations from the
wafer surface.8 The InGaAs wafers were cleaved into
7 ⫻ 7 mm2 pieces, and then a hydrochloric acid solution
共HCl: H2O 3:1兲 was used to remove the InAlAs cap layer.
a兲
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The InGaAs pieces were patterned with a 300⫻ 300 m2
square grid with 10 m channels etched using an InGaAs
selective etch 共H3PO4 : H2O2 : H2O 1:1:11兲. The channels
were etched to allow any trapped gases that may form during
the high temperature annealing to escape from the interface.7
The Si and InGaAs wafer pieces were then cleaned in acetone and isopropanol until a microscope inspection revealed
a clean surface free from particulate contaminants. The wafers were then transferred to a nitrogen glovebox for
bonding.
In the nitrogen ambient, both wafer pieces were dipped
into a 5% hydroﬂuoric acid 共HF兲 solution to remove any
surface oxides. The InGaAs piece was then pressed onto the
Si, visually aligned to match crystallographic orientation,
and then pressure was applied while the sample was dried
with a nitrogen gun. The nitrogen glovebox, where the Si and
InGaAs were bonded together, had an oxygen concentration
of ⬍1 ppm and a moisture content of ⬍10 ppm. The HF dip
and the low oxygen concentration ensured that minimal oxides were present at the interface. After contact, the bonded
pair was loaded into a graphite ﬁxture and transported in
nitrogen to the annealing furnace, where it encountered room
air for about 1 min before the furnace was pumped down and
backﬁlled with nitrogen or hydrogen. The bonded sample
was then subjected to a two-stage annealing.6 The ﬁrst stage
started with a slow ramp 共2 ° C / min兲 up to 300 ° C, and the
sample was then annealed for 1 h to allow any gas at the
interface to escape through the channels etched into the InGaAs. The second stage consisted of a faster ramp
共6 ° C / min兲 up to 650 ° C and held for 1 h during which
covalent bonds were formed between Si and InGaAs. After
the annealing, the InP substrate was removed from the
bonded sample in a HCl solution 共HCl: H2O 3:1兲. Through
this process, the InGaAs layers were bonded and transferred
to the Si surface for device processing.
The valence band discontinuity of the heterojunction
was characterized by measuring I-V characteristics and applying thermionic emission-diffusion theory9,10 to calculate
the barrier height.11,12 Devices of different shapes and sizes
were fabricated to measure the impact of surface and edge
effects on the I-V measurements. Ohmic contacts 共70 Å
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FIG. 1. 共a兲 Deﬁnitions of selected terms for the valence band referred to in
this letter. EV is the valence band, EF0 is the equilibrium Fermi level, EFP1
and EFP2 are the quasi-Fermi levels, ␦1 and ␦2 are the energy differences
between the Fermi level and valence band, V1 and V2 are the fractions of the
applied voltage supported in each semiconductor, VD1 and VD2 are the diffusion potentials, ⌬EV is the valence band discontinuity, and b is the barrier
height. 共b兲 Band alignment of the p-type InGaAs/ Si heterojunction. The
valence band discontinuity is determined to be 0.48 eV, while the conduction band discontinuity is −0.1 eV. EC and EV are the conduction and valence bands, EF is the Fermi level, and ⌬EC and ⌬EV are the conduction and
valence band discontinuities.

Cr/ 3000 Å Au兲 in square and circle shapes with characteristic sizes ranging from 100 to 250 m were evaporated onto
the transferred InGaAs. The Cr/ Au contacts were used as
self-aligned masks for subsequent wet etching of the InGaAs
layers that deﬁned the size of the devices. Aluminum was
evaporated on the back side of the Si to provide a substrate
ohmic contact. I-V measurements were taken over a range of
temperatures using a semiconductor parameter analyzer
共Keithley 4200兲.
Current transport across a barrier can be described by
thermionic emission-diffusion theory for the moderate temperatures and bias values of our heterojunction. In semiconductor materials with low doping levels or low mobility, the
carrier transport properties in the space charge regions dominate, and the current density J reduces to

冉 冊冋 冉 冊 冉 冊册

J ⬵ qNCE exp

− qb
k BT

exp

− qV2
qV1
− exp
nkBT
nkBT

,

共1兲
where q is the electronic charge, NC is the majority carrier
concentration,  is the hole mobility, E is the electric ﬁeld
near the interface, b is the barrier height, n is the ideality
factor, kB is Boltzmann constant, T is the temperature, and V1
and V2 are the fractions of voltage supported in each material
in the junction where the applied voltage V = V1 + V2
关Fig. 1共a兲兴.9
The current density as a function of applied voltage is
shown in Fig. 2 where the InGaAs is biased with respect to
grounded Si. The curve has three regions of interest. The ﬁrst
region extends from −2 to − 0.3 V and is a region where
series resistance effects dominate. The second region is the
region from −0.3 to 0 V where the current density is exponentially dependent on the applied voltage 关second term in
Eq. 共1兲兴. The third is the positively biased region where the
dependence on the applied voltage is weak 关ﬁrst term in Eq.

FIG. 2. J-V Plot for a p-type sample bonded and annealed in a N2 environment. In region 1 共−2 to − 0.3 V兲, the current density is limited by series
resistance effects. In region 2 共−0.3 to 0 V兲, the current density has an exponential relation to the applied voltage. In region 3 共0 – 2 V兲, the current
density has a weak dependence on the applied voltage.

共1兲兴. The strong exponential voltage dependence for hole injection from Si to InGaAs as compared to the weak voltage
dependence for hole injection from InGaAs to Si is a result
of the difference in the V1 and V2 terms in Eq. 共1兲. The
relationship between V1 and V2 is determined from the continuity of electric displacement at the interface,9 and in this
heterojunction V2 is ⬃20V1.
In order to ﬁnd the barrier height, the current density in
region 2 was ﬁtted to the second term in Eq. 共1兲, ignoring the
ﬁrst term in the limit of positive bias. The barrier height was
then extracted from the temperature dependence.11 The barrier height was determined to be 0.59 with a standard deviation of 0.04 eV, as shown in Fig. 3. The reduced scatter in
the data points at larger device area suggests that edge and
surface effects are responsible for some of the variations in
the barrier height.
The valence band discontinuity ⌬EV can be deduced
from the measurement of the barrier height using the
relationship
⌬EV = qVD − ␦1 + ␦2 ,

共2兲

where VD is the diffusion potential 共VD = VD1 + VD2兲 and ␦1
and ␦2 are the distances from the valence band edge to the
Fermi level for InGaAs and Si, respectively 关Fig. 1共a兲兴.12 The
diffusion potentials are determined from the calculated barrier heights and from boundary conditions imposed by the
continuity of the electric displacement ﬁeld.9 The valence

FIG. 3. Extracted barrier heights for measured devices. The dashed line
indicates the average barrier height of 0.59 eV.
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band discontinuity ⌬EV is determined to be 0.48± .04 eV at
room temperature. The corresponding conduction band discontinuity is determined using the differences in the band
gaps of the two materials to be −0.1 eV, indicating type-II
alignment for the heterojunction 关Fig. 1共b兲兴.
Due to the lattice mismatch between InGaAs and Si, a
large number of dangling bonds are expected at the heterointerface. In the bonding process adopted in our approach,
most of these are passivated by hydrogen due to the HF
treatment prior to bonding. Previous work has shown that a
nearly ideal interface, free from signiﬁcant charge trapping,
can be fabricated between InGaAs and Si even in the presence of these defects.13 While the presence of trapped charge
at the interface will affect the current density measurements
by increasing the ideality factor in Eq. 共1兲, this does not
signiﬁcantly affect the measurement of the valence band discontinuity. It is known that the presence of hydrogen at the
interface can lead to signiﬁcant changes in the relative band
alignment of the Si/ SiO2 heterojunction, and similar impact
might be present in our bonded interface.14 More work will
have to be done to determine the effects of interfacial hydrogen on the band discontinuities.
In summary, we fabricated wafer bonded p-type
InGaAs/ Si heterojunctions to measure the hole transport
properties of the interface. Thermionic emission-diffusion
theory was used to extract barrier height information from
I-V measurements. A valence band discontinuity of 0.48 eV
and a conduction band discontinuity of −0.1 eV indicated a
type-II alignment for the wafer bonded heterojunction fabri-

cated by the above process. InGaAs/ Si heterojunctions will
play an important role in optoelectronic applications, especially photodetectors operating in the near infrared
wavelengths.
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